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Introduction
In nanometric cutting of single crystal silicon, the cutting edge of the tool penetrates into the substrate surfaces, which are therefore plastically deformed and slide off along the rake face of the cutting tool at a constant velocity in a stationary flow, resulting in chip formation.
Hence, the relative movement of the cutting tool and substrate leads to removing a layer of atoms (chip) from the substrate. The processes in chip formation can be examined within the orthogonal plane, since essential parts of the material flow take place within this plane. The major portion of the plastic deformation during chip formation occurs in the primary shear zone. The substrate atoms are deformed under the action of high friction forces in the secondary shear zones in front of the rake face and the flank face [1] . As the nanometric cutting process involves removing few atomic layers from the surface, it is very difficult to observe the cutting process and measure the process parameters directly from the experiments. Consequently, investigation of atomistic processes occurring at such small length scales is more amenable to molecular dynamics (MD) simulation [2] [3] . Despite the great enthusiasm in exploring nanometric cutting of silicon using MD simulation [4] , the current pool of knowledge on the nanometric cutting of silicon at elevated temperatures is still sparse. Single crystal silicon, as a highly anisotropic material in physical and mechanical properties, is a kind of brittle material at room temperature owing to its sp 3 bonding, relatively short bonding length and diamond cubic lattice structure, which make it a difficultto-cut material. Under high temperature conditions, the yield strength, hardness and fracture toughness of the silicon substrate would reduce and the plastic deformation enhances, which will facilitate the machining process of such difficult-to-cut engineering material.
Chip related phenomena refer to the complex phenomena encountered in nanometric cutting such as behaviour of the work material, required specific energy and degree of interaction at the tool/chip interfaces. Appreciation of chip related phenomenon is thus indispensable to acquire a wide picture of nanometirc cutting of silicon at different temperatures and to clarify what occurs around the cutting edge when the chip is generated at high temperatures. This study therefore aims at applying MD simulation by using two types of interatomic potential functions, an analytical bond order potential (ABOP) [5] and a modified version of the Tersoff [6] , to explore chip related phenomena on the tool/chip interface during nanometric cutting of single crystal silicon on three crystallographic orientations i.e. the (010), (110) and the (111) at a range of machining temperatures from 300 K to 1500 K. The unique application of the two potential functions was based on the fact that the modified Tersoff [6] was developed to overcome the shortcomings of the original Tersoff function [7] [8] which
overestimates the melting point of silicon while the ABOP [5] is more robust in accurately describing the bulk and dimer properties of silicon with a poor prediction of melting point.
Indeed, the poor estimation of melting point is a common problem intrinsic to bond order potentials for semiconductors.
MD simulation methodology
The three-dimensional MD model used in this study is illustrated in Fig. 1 . The geometrical details and process parameters are given in Table 1 . The periodic boundary condition (PBC)
is imposed along the z direction of the simulation domain for the sake of reducing the effects of simulation scale and to mimic the plane-stress condition. The silicon atoms in the substrate and carbon atoms in the cutting tool are divided into Newtonian atoms, thermostat atoms and boundary atoms. Two layers of atoms at the bottom and side of the silicon workpiece in the y and x directions are boundary atoms which are immovable to ensure structure stability and to prevent the substrate from moving. The two layers above the boundary atom layers are thermostat atoms, and are used to provide adequate outward heat conduction away from the control volume. To this end, a Berendsen thermostat is employed. The third category of atoms in silicon workpiece is called Newtonian atoms, which are allowed to follow the microcanonical (NVE) dynamics in accord with the routine MD principles. The velocity Verlet algorithm with the single time step of 1 fs was employed for the time-marching method in the simulations. [5] is another popular potential function for describing the interactions between the atoms within the Si-Si, C-C and Si-C. It is more robust in describing the dimer and bulk properties of silicon over Tersoff potential [7] [8] and is regarded as a potential function which can accurately describe the mechanical properties of silicon. Thus, in this study, both the modified Tersoff and ABOP interatomic potential functions are adopted to simulate the nanometric cutting at elevated temperatures and, more importantly, to make a comparison between the simulation results obtained by both the potentials.
The total energy content of the system is affected by the lattice constant; hence, the lattice constant can influence the accuracy of the simulation results. The equilibrium lattice constant, which is defined as the length of unit cell at the equilibrium volume, ought to be calculated at different temperatures for the employed potential functions in order to attain reliable results.
To this end, the minimum potential energy (cohesive energy) corresponding to the equilibrium lattice constant [11] of single crystal silicon and carbon was calculated at different temperatures, which is shown in In order to ensure that the atoms of the tool are far from the equilibrium cut-off range of the Si-C interaction, which is in the range of 2.2 to 2.6 Å [5] [6] [7] [8] , at the beginning of simulation, the diamond tool is set at a distance of 10 Å from the substrate. Then, the model is permitted to run for 30 ps so as to relax the system to the specified temperature. Although the role of environment particularly the oxygen is vital during nanometric cutting experiments, the simulations are still conducted in the vacuum and no chemical reaction and formation of oxide layer is considered here in order to simplify the MD model and purely explore the temperature influence on the chip related phenomena. This can be regarded as a limitation of the simulation studies carried out in this paper. Moreover, due to the limitation of computational power, cutting speed of 50 m/s is chosen in the simulation trials as it is extremely computationally demanding to implement parametric investigations at real cutting speeds, i.e. 1 to 2 m/s. To perform the simulations, a public-domain computer code, known as "large-scale atomic/molecular massively parallel simulator" (LAMMPS) [13] was employed on a High Performance Computer (HPC) service which was coupled with Open Visualization Tool (OVITO) [14] to visualise and post-process the atomistic data.
Results and discussions

Chip formation process and mechanisms
In nanometric cutting, substrate atoms adjacent to the tool tip are subjected to the high compressive energy, resulting in forming highly displaced and disordered atoms. As the cutting tool advances, the plastically-deformed atoms near the tool tip pile up in front of the tool tip leading to the formation of cutting chips. The atoms above the stagnation region (shown in Fig. 2 ) are separated from the substrate, and flow upward on the rake face of the cutting tool and accumulate in front of the tool rake face, and consequently forming the cutting chips. The atoms below the stagnation region compress downward by the tool tip, leading to the creation of the freshly formed machined surface via the elastic recovery phenomenon. The position of this region can be identified through the measurement of the average displacement of workpiece atoms in the y direction in different layers. If the average displacement of one layer is positive whereas that of the layer underneath is negative, this range can be recognized as the stagnation region [15] .
It is believed that the chips are formed based upon an extrusion-like process triggered by the effective rake angle of the cutting tool [16] . The extrusion-like mechanism might be a consequence of pressure drop (owing to a rise in the contact area) from the tool tip towards the region of the cutting edge [17] . has not been parameterized to precisely reproduce the melting point of silicon, it is likely that it overestimates the melting temperature of silicon. As a consequence, satisfactory thermal softening which ought to be occurred at high temperature of 1500 K cannot be achieved. An attempt was made so as to calculate the phase instability and entirely molten temperatures of silicon using the one-phase method with reflective boundaries so as to diminish the hysteresis phenomenon. The phase instability and entirely molten temperatures of silicon given by ABOP were observed at 2481 K and 2549 K, respectively, which are far above the experimental value (1687 K). Hence at 1500 K, very weak interatomic interactions cannot be precisely described by ABOP. In the same way, the phase instability and entirely molten 
Geometry and characteristics of the chip
The chip form is a key index of the cutting as it would determine the behaviour of material under the cutting action. It can be clearly observed that thinner and taller chip is formed when nanometric cutting is implemented at 1173 K. In addition, when nanometric cutting is performed at room temperature, the depth of subsurface deformation layer is smaller than that of 1173 K. Thus, the deformation depth becomes deeper when the temperature of the substrate rises. As mentioned earlier, when the temperature of the substrate increases, the amplitude of atomic vibration of the substrate atoms increases, which is considered as an increase in the number of phonons. Consequently, atomic displacements are generated which leads to the increase of interatomic distances between atoms and thus weaker interatomic bonding. The weaker bonding between atoms at higher temperature causes more crystal deformation within subsurface atoms. Thus, the layer depth of deformation becomes greater. This particular behaviour apparently seems to be common in both single crystal silicon and 3C-SiC [18] .
It can be observed from Fig. 6 that as the temperature of the substrate increases up to ~1200 K, thinner chips are produced, which indicates that lower cutting forces are needed to form the chip. Nevertheless, at temperatures higher than ~1200 K, the chip starts thickening owing to the more pile-up of atoms ahead of the cutting tool due to relatively easier flow of the substrate atoms at high temperatures. However, the cutting force and specific cutting energy keep decreasing as long as the temperature of the substrate is raised [19] . Similar trend was witnessed for the chip height, which has not been shown here. It is interesting to see that while cutting silicon on the (010) plane modelled by the modified Tersoff potential, the chip thickness decreases constantly even at high temperature of 1500 K.
Fig. 6. Variations of the chip thickness while cutting silicon on different crystallographic planes at various temperatures obtained by modified Tersoff and ABOP potential functions
The chip ratio is regarded as a measure of plastic deformation and indeed it is a beneficial gauge to indicate machinability characteristics of the substrate, signifying energy consumed in nanometric cutting on plastic deformation. A large magnitude of chip ratio implies less thickening of the cutting chip thus smaller degree of deformation occurs during chip formation. This suggests that less force or energy is required to cut the substrate. It is observed from Fig. 7 that, in general, the chip ratio increases with the increase of temperature of the substrate, suggesting that the machinability of the substrate improves at higher temperatures. More apparent rise of the chip ratio is observed in Fig. 7 when the ABOP potential function is used. As mentioned before, due to more pile-up of atoms at higher temperatures, viz. 1500 K, the chip ratio decreases at these temperatures. The same scenario observed in the previous section is seen for the chip ratio modelled by the modified Tersoff potential.
The variation of number of the atoms in the chip with the temperature is demonstrated in Fig. (010) and (110) planes. However, when nanometric cutting is performed on the (111) plane, the number of atoms in the chip increases constantly up to 1500 K. Such trend is observed for both employed potential functions. More importantly, using both potential functions, increase of the subsurface deformation layer depth is observed during cutting at higher temperatures, as demonstrated in Fig. 9 . The key information from this analysis is that hot machining comes at an expense of relative increase in the subsurface deformation. Fig. 7 shows some inconsistencies at temperatures higher than ~1200 K when the modified Tersoff potential is used.
Regardless of the temperature of the substrate, the maximum number of atoms in the chip was found while cutting silicon on the (110) surface, whereas the minimum number was observed on the (111) crystal plane. This observation may be closely related to the position of the stagnation region during cutting on different crystal planes. Our previous study [15] showed that when cutting of silicon is carried out on the (111) crystal plane, the stagnation region (shown in Fig. 2 ) is located upper (from the bottom of the tool) than those on the other crystal planes. For instance, when cutting was performed on the (111) crystal plane at 750 K, the stagnation region was positioned at 0.5-0.7 nm from the bottom of the tool as opposed to 0.2-0.4 nm for the (110) plane. This fact suggests that more atoms are compressed to the machined surface and less atoms flow upward on the rake face of the cutting tool to form the chips. This implies that ploughing due to compression is more pronounced on the (111) plane and thus a thicker subsurface deformation layer is generated, as demonstrated in Fig. 9 . The converse scenario occurs when cutting is implemented on the (110) crystal plane of the substrate, where the stagnation region is placed at lower position leading to less ploughing action of the tool and, therefore, higher number of atoms in the cutting chip and reduced subsurface deformation layer depth. However, there may be some other unidentified phenomena involved in the chip extrusion during nanometric cutting of silicon at room and at high temperatures since this process encompasses complex interplay among a multitude of various variables such as adhesive forces, interfacial energies, anisotropy, contact areas, number of dangling bonds dictating the nanoscale friction, etc.
Variation of forces and associates parameters exerted by the tool rake face on the chip
A quantitative analysis of the forces acting on the chip, rake face/chip friction, shear plane angle, chip velocity and temperature will help obtain better appreciation of the mechanism of chip formation and chip morphology in hot nanometric cutting of silicon. The tangential force ( , normal force ( and resultant force (R) exerted by the rake face on the chip can be calculated by:
where Fx is the tangential cutting force, Fy is the thrust force and is the tool rake angle (shown in Fig. 2) . Accordingly, the tool rake face/chip friction coefficient can be obtained by:
In ductile mode cutting, the value of the shear plane angle characterizes the machinability of the substrate material. The shear plane angle describes the position of the primary shear zone with respect to the horizontal, as demonstrated in Fig. 2 . Thus, it is beneficial to assess this parameter during nanometric cutting. Shear plane angle ( ) can be calculated using the following equation:
where r is the chip ratio [20] . Table 1B in Appendix B lists the magnitude of the abovementioned parameters obtained from the simulation data in all the test cases at varying temperatures and crystallographic planes. As shown elsewhere [19] the ABOP potential energy function is robust in predicting forces and fracture stress of silicon. Therefore, the following analysis is carried out based on the results obtained by the ABOP potential. It should be noted here that the average values of the tangential cutting forces and thrust forces were calculated after the tool penetrated in the substrate by 15 to 25 nm. As a result of thermal softening, the magnitudes of the forces exerted by the tool rake face on the chip were observed to decrease with the increase of temperature of the substrate for all the crystallographic planes. Particularly, the resultant force was found to decrease by 24 % when cutting the (111) surface at 1173 K compared to that at room temperature. More importantly, as evidence in Fig. 10 , the magnitudes of resultant force and friction coefficient at the rake face/chip interface were found to be smallest while cutting silicon on its (111) crystal plane, whereas they were largest on the (110) orientation. It is documented that the slip in diamond cubic lattice is analogous to FCC crystals and occurs preferentially on the (111) slip planes, meaning thereby that the (111) orientation should lead to low resultant force. A more detailed analysis, shown in Fig. 11 , revealed that the minimum chip temperature is found on the (111) crystal plane while the maximum chip temperature appears on the (110) surface, which is in agreement with the above-mentioned results. It can be also inferred that lower values of friction could lead to lower chip temperature while cutting the (111) crystal plane. In addition, more friction at the tool rake face/chip interface may play a role in forming thicker chips on the (110) orientations, where the chip atoms cannot simply slide over the atoms of tool rake fake, resulting in more piling up of the cutting chip atoms. Accordingly, thicker cutting chips are observed while cutting silicon on the (110) plane, and contrarily, thinner ones on the (111) surface. The chip velocity in nanometric cutting is defined as the velocity of the chip relative to the tool and directed along the tool rake face. As the chip velocity is a function of the chip ratio, r, ( ), is the cutting speed, thus it increases with the increase of the temperature of the substrate, and follow the same trend observed in Fig. 7 . In addition, the highest chip velocity is observed on the (111) crystal plane while the lowest chip velocity appears on the (110) surface. It is worth pointing out that less friction on the (111) surface could facilitate the sliding up motion of the atoms on the tool rake face, leading to higher chip velocity on this crystallographic plane.
As noted earlier, the shear plane angle is known as one of the important parameters to determine the machinability of materials. This angle can vary over a fairly wide range, However, once again, some inconsistency can be seen at high temperature of 1500 K. Smaller shear plane angle is observed when hot nanometric cutting is carried out on the (110) crystal plane, signifying that higher shear forces are required to form the chip on this crystal surface.
Hence, the (110) plane once again can be regarded as the difficult to cut orientation. On the contrary, larger shear plane angle is witnessed while cutting silicon on the (111) crystal plane, manifesting higher machinability which confirms that (111)< 0> crystal setup is the easy cutting direction, in agreement with the experimental results [21] [22] . 
Extent of temperature increase during the chip formation process
Chip formation process in nanometric cutting is driven by the plastic deformation mainly occurring in the primary deformation zone. Successive bond breaking and bond reforming will take place in the primary deformation zone leading to energy release and generation of thermal energy (heat). The bulk of the generated heat is dissipated into the chip thus the chip carries a great amount of heat during its separation from the substrate. In order to study the heat generated during the chip formation process and the extent of temperature increase (due to the generated heat) from the initial substrate temperature, a volume of material (1×1.5×3 nm 3 ~ 210 atoms), shown in Fig. 2 , was considered in the deformation zone and the variations of the temperature were monitored on this volume. As seen in Fig. 13 , the amount the temperature of substrate, signifying less release of thermal energy during the deformation phase at higher temperatures due to weaker bonding between atoms. Also, the maximum and minimum thermal energy are found on the (110) and (111) crystal planes, respectively. The generated heat in the deformation zone during the chip formation process is transferred to the chip, leading to the higher and lower local temperatures on the (110) and (111) orientations, respectively, which is analogous to the already observed behaviour in the chip temperature shown in Fig. 11 . Fig. 13 . Extent of temperature increase in the deformation zone during chip formation while cutting silicon on various crystal planes and at different temperatures
Conclusions
Nanometric cutting of silicon workpiece at a wide range of temperatures was investigated in this paper using MD simulation with two potential energy functions namely the ABOP and the modified Tersoff, to provide a superior understanding of chip formation mechanism and chip morphology in this process. The findings are summarised as follows:
1. Thinner and taller chips, and greater chip ratio were observed to form when nanometric cutting is implemented at higher temperatures or on the (111) crystal plane of silicon substrate.
2. The depth of deformation layer in the silicon substrate was noticed to become greater under high temperature conditions. 5. The magnitudes of the forces exerted by the tool rake face on the cutting chip decreased with the increase of the temperature of substrate for the crystallographic planes studied. Moreover, the minimum resultant force and friction coefficient at the tool rake face/chip interface were found when cutting the (111) crystal plane, whereas they reached their maximum value when cutting the (110) plane, which confirmed that the mentioned surfaces are the easy and difficult-to-cut surfaces, respectively.
Also, the lowest chip velocity and chip temperature were observed when using the (111) surface.
6. Higher magnitudes of shear plane angle were observed while cutting the (111) plane of the silicon workpiece or at higher temperatures. It signifies a smaller shear plane area, implying that shear took place in a more confined area culminating in lower shear forces.
7. Lower thermal energy and in turn smaller extent of temperature increase (due to the generated heat) in the deformation zone were noticed while cutting silicon on the (111) plane or at high temperatures.
jump, as indicated in Fig. 1A . Due to the alteration of the atomic bonding of silicon from the covalent bond to metallic bond upon melting, atomic volume shrinkage (calculated using Voronoi tessellation [26] ) equal to ~10.1% and ~9.2% was noticed when using the ABOP and the modified Tersoff potential functions, respectively, which are consistent with the reported experimental values [27] [28] . The entirely molten temperature (Tem) was calculated to be 2549 K and 1616 K, when using the ABOP and modified Tersoff potential functions, respectively. 
